





THIS IS A 5 PORT TRANSCEIVER TEST SYSTEM.
 IT IS FULL FAN-OUT.
 EVERY PORT CONNECTS TO EVERY OTHER PORT VIA 10 INTERNAL RF PATHS.
 IT HAS AN ATTENUATOR ON EVERY RF PATH (10 TOTAL ATTENUATORS).

REV	ECN	DATE	BY	APPR	 JFW INDUSTRIES, INC. www.jfwindustries.com PH: 317-887-1340	
-	ISSUED	9-28-10	BZ	TEZ		
A	21630	6-7-12	DTS	TRS	MATERIAL FINISH MODEL SCALE DESCRIPTION	
B	26712	6-13-16	DTS	TRS		
					5 PORT TRANSCEIVER TEST SYSTEM BLOCK DIAGRAM	
					PROPRIETARY INFORMATION ALL SURFACES ARE TO BE FREE OF BURRS, PITS, & SCRATCHES TOLERANCES .XX±.010 .XXX±.005 XX±.5' DWG # 092-6730	